A general self-aligned fabrication scheme is reported here for a diverse class of electronic devices based on van der Waals materials and heterojunctions. In particular, self-alignment enables the fabrication of source-gated transistors in monolayer MoS2 with near-ideal current saturation characteristics and channel lengths down to 135 nm. Furthermore, self-alignment of van der Waals p-n heterojunction diodes achieves complete electrostatic control of both the p-type and n-type constituent semiconductors in a dual-gated geometry, resulting in gate-tunable mean and variance of anti-ambipolar Gaussian characteristics. Through finite-element device simulations, the operating principles of source-gated transistors and dual-gated anti-ambipolar devices are elucidated, thus providing design rules for additional devices that employ self-aligned geometries.
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For example, the versatility of this scheme is demonstrated via contact-doped MoS2 homojunction diodes and mixed-dimensional heterojunctions based on organic semiconductors. The scalability of this approach is also shown by fabricating self-aligned short-channel transistors with subdiffraction channel lengths in the range of 150 nm to 800 nm using photolithography on large-area MoS2 films grown by chemical vapor deposition. Overall, this self-aligned fabrication method represents an important step towards the scalable integration of van der Waals heterojunction devices into more sophisticated circuits and systems.
TOC IMAGE
Parallel self-aligned fabrication methods in modern silicon-based microelectronics have enabled sub-lithographic registration between processing steps, ultimately facilitating substantial advances in circuit complexity over the past few decades. 1 In contrast, while two-dimensional (2D) materials have shown significant potential for digital and analog electronics due to their high mobilities, ultrathin geometry, and broad range of permutations in van der Waals heterojunctions (vdWHs), [2] [3] [4] [5] [6] [7] [8] [9] 2D material devices have not yet exploited parallel self-aligned fabrication to achieve both short channels and large area fabrication. Thus far, short-channel 2D material transistors and vdWHs have been achieved using serial processing methods such as electron-beam lithography or mechanical placement on nanotube or nanowire gates. 5, 10, 11 Similarly, the relative alignment of different layers in vdWHs has been inhibited by the diffraction-limited resolution of transfer and alignment methods. Here, we overcome these limitations by introducing a self-aligned processing methodology that enables the fabrication of 2D material transistors with channel lengths below 150 nm with minimal short-channel effects and improved current saturation, as demonstrated with monolayer MoS2. These self-aligned transistors show the highest output resistance at the lowest channel length reported for a 2D material, which is of interest for high-frequency current amplifiers and mixers. In vdWHs based on black phosphorus (BP) and MoS2, this self-aligned approach allows dual-gate electrostatic control of the carrier density in both constituent semiconductors while concurrently achieving independent gate control of the short-channel series transistors. Since this self-aligned methodology is compatible with a diverse range of nanomaterials and can be implemented in parallel via large-area lithographic processes without sacrificing lateral spatial resolution, it is likely to impact a wide range of 2D and mixed-dimensional vdWH devices.
The underlying building block of our self-aligned method is a dielectric extension protruding from metal electrodes, which is formed by exploiting resist undercuts that are (Fig. 1a) . The metal electrodes (metal 1, Fig. 1a ) are obtained by directional evaporation (i.e., edges defined by resist 2), and the dielectric extension is obtained by conformal growth of a dielectric (i.e., edges defined by resist 1) by atomic layer deposition (ALD), followed by liftoff processes (Fig. 1a) . When used for field-effect transistors (FETs), the dielectric extension defines the semiconducting (semiconductor 1) channel length (L) formed by subsequent metal evaporation (metal 2, Fig. 1a ).
Using this methodology, self-aligned short-channel (SASC) MoS2 FETs were fabricated on local gates (Au) on undoped Si wafers with 300 nm thick thermal oxide (Figs. 1b,c) . The undoped wafers minimize parasitic capacitance, and the thermal oxide aids optical visualization of MoS2 monolayers grown by chemical vapor deposition. 4, 12 The gate dielectric and the dielectric extension are both 30 nm thick ALD-grown Al2O3. Atomic force microscopy (AFM) reveals a dielectric extension length of ~135 nm (Figs. 1d,e), and optical microscopy shows that the top electrode overlaps the bottom electrode and thus the channel (Fig. 1c) . The inherent asymmetry in the resulting transistor geometry allows device operation in two biasing conditions: the sourcegated configuration where the bottom electrode is biased and the overlapping electrode is grounded, and the drain-gated configuration where the overlapping electrode is biased and the bottom electrode is grounded. Source-gated biasing exhibits significantly improved current saturation (quantified by output impedance, = ⁄ at fixed VG) at large VD compared to drain-gated biasing where ID continues to increase with VD for all VG (Figs. 1f,g ). The saturation regime for the source-gated case at large VG = 6 V is nearly ideal ( = 1⁄ = ⁄ < 10 pS) with a high Ion/Ioff ratio (~10 5 ) (Fig. 1h) . In contrast, the drain-gated case shows channel-widthnormalized gD = 0.5 μS/μm that cannot be turned off even at large VG = -7 V, resulting in poor on/off ratios (~10 3 ) (Fig. 1h) .
This behavior is similar to conventional source-gated transistors (SGTs) that evolved from the staggered Schottky Barrier Transistor. 13 SGTs possess increased ro and intrinsic gain and decreased saturation drain voltage (VSAT = VG-VTH) in comparison to standard FETs. 14, 15 The SGT geometry has so far been limited to silicon-on-insulator devices involving amorphous and polycrystalline silicon thin-film transistors (TFTs). 16 The SGT geometry alleviates short-channel effects and significantly improves current saturation behavior for high-speed amplifiers and impedance matching in radio frequency circuits. These advantages are achieved by 'field-relief'
that results from the source contact overlapping the channel. Unlike conventional FETs where the depletion region is formed only near the drain contact, 17 the depletion region in SGTs forms first near the source contact at low VD biases, and another depletion region emerges near the drain contact at higher biases, resulting in nearly ideal current saturation and immunity against shortchannel effects such as channel length modulation. 14, 15, 17 The device characteristics of conventional SGTs have been explained by three models: gate-induced source barrier lowering, 18 series resistance of the depletion region between source and channel, 19 and a thermionic emissiondiffusion model with current injection concentrated at the edge of the source electrode. 15 However, most conventional SGTs use an amorphous or polycrystalline silicon semiconducting layer with thicknesses (~100 nm) comparable to the gate dielectric, in contrast to the 0.7 nm thick monolayer MoS2 used here. Thus, one can expect that the electrostatics and resulting charge transport of our SASC MoS2 FETs are significantly different from those of previously reported SGTs. 15, 18 To explore the operating principles of our SASC MoS2 FETs, a device simulator (Sentaurus, Synopsys) was used to model carrier densities, potential distributions, and resulting charge transport for different short-channel device geometries and bias configurations without incorporating quantum effects specific to 2D materials ( Fig. 2 , Supporting Section S1.4). characteristics, 23 we find that thermionic emission and tunneling models of transport at the metal/semiconductor interfaces are needed to reproduce the low-bias (VD < 2 V) nonlinearity in the output characteristics for the drain-gated configuration (Fig. 2c ).
Simulated energy band profiles (Fig. 2d , Supporting Figs. S2.4, S2.5) and electric field maps reveal the formation of an additional depletion region for the source-gated device, which leads to pinch-off near the source electrode. Consequently, the carrier density (n) in the semiconducting channel near the source contact is lower for the source-gated configuration than for the drain-gated configuration and the back-gated FET (Fig. 2e) . The depletion region near the source electrode emerges in the source-gated FET for VD ≥ 2 V (Fig. 2f) , whereas it is not observed for the back-gated FET (Fig. 2g) or under drain-gated device operation (Supporting Figs. S2.5, S2.6a). Consequently, the dielectric extension acts as the field-relief used in conventional SGTs by screening the drain field. 19 The evolution of the carrier density distribution in the MoS2 channel as a function of the bias and the formation of depletion regions is shown for all devices in short-channel back-gated MoS2 FETs (L = 500 nm) that showed two orders of magnitude higher current density due to higher mobility (~50 cm 2 /Vs). 24, 25 The ultimate scaling of these MoS2 transistors to L = 50 nm further increased the current density (>50 μA/μm), but no current saturation was observed due to severe short-channel effects.
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The self-alignment approach also facilitates the reliable fabrication of p-n vdWHs with small footprints and unique electrostatic gating control. With previously reported fabrication methods, p-n vdWHs, whether lateral or vertical, consisted of a p-n heterojunction connected by two lateral p-type and n-type extensions (acting as FETs in series) or Schottky diodes with graphene, with the overall stack being coupled to one or two gates with alignment errors increasing with each component. [7] [8] [9] [26] [27] [28] [29] [30] [31] In the lateral geometry, p-n vdWHs offer electrostatically controlled doping in the constituent semiconductors but suffer from large parasitic resistance from the lateral extensions beyond the junction region. [7] [8] [9] [28] [29] [30] On the other hand, vertical p-n vdWHs that employ a graphene electrode can achieve larger current density at the cost of defect-induced leakage currents, extraneous Schottky barriers, and electrode screening issues. 27, 30, 31 For example, fully vertical BP-MoS2 and WSe2-MoS2 p-n vdWHs using graphene contacts show poor electrostatic control of ID-VTG characteristics (Supporting Fig. S2.7) . In contrast, our semi-vertical architecture addresses these shortcomings by minimizing L in the lateral semiconductor extension and exposing the heterojunction to the applied electric field in a dual-gate geometry. Furthermore, our self- S2.8). 17, 29, 32 The device behavior switches from a normal p-n heterojunction diode at VTG = 0 V to a Zener-like diode at VTG = 4 V with reversed rectification at room temperature (inset Fig. 3e ), similar to a previously reported dual-gated WSe2-MoS2 p-n heterojunction diode operated at 77 K and an ion-gel gated BP-MoS2 p-n heterojunction diode. 29, 33 Band-to-band-tunneling is barely visible in the upward trend in ID at a reverse bias of VD = -1 V at VTG = 0 V due to the small band gap of BP and thermal broadening of the Fermi-Dirac distribution at room temperature (Fig. 3e) . 34 Unlike previous p-n vdWHs, this device shows anti-ambipolar transfer characteristics that can be 9 tuned continuously by the bottom gate (Fig. 3g) as uniquely enabled by the self-aligned, semivertical architecture. [7] [8] [9] Finite-element simulations elucidate how this unique vdWH geometry improves current rectification and enables tunable anti-ambipolar behavior (Fig. 4) . 4g ). Simulated tunable rectification in the charge transport characteristics also agrees well with experimental data (Figs. 3f,4h , and Supporting Fig. S2.12 ).
In summary, we have demonstrated a self-aligned approach that enables scalable fabrication of short-channel FETs and vdWHs based on 2D semiconductors. The resulting geometry provides unique electrostatic control over charge transport including exceptional saturation characteristics in short-channel FETs. The current density in the saturation regime could be improved further by using higher mobility 2D materials such as black phosphorus or InSe. 35, 36 Thus, this approach opens new avenues of exploration for radio frequency amplifiers and mixers in ultimately scaled 2D devices. 2 Source-gating has been attempted in TFT applications such as active matrix displays, although the cutoff frequency in these cases suffered from longer channels and thicker semiconductor layers. 16 In contrast, the present self-alignment scheme is not only compatible with printed and/or flexible electronics where sub-micron resolution between layers could improve pixel density, but also presents benefits for high-mobility 2D materials due to channel length scaling. It should also be noted that the parasitic capacitance between gate and source/drain electrodes for high-frequency applications circuits could be minimized by integrating the present method with related fabrication techniques that have previously been used to align the edges of electrodes.
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The self-aligned scheme presented in this manuscript also enables nearly complete tunability over the anti-ambipolar response in p-n vdWHs with potential implications for signal-processing applications such as frequency-shift keying and phase-shift keying (Supporting Fig.   S2 .13). 8 The gate-tunable mean and variance over the Gaussian anti-ambipolar response in selfaligned p-n vdWHs also possess utility for highly efficient image recognition algorithms in artificial neural networks. 39 This self-aligned fabrication approach can also be generalized to other device architectures such as contact-doped homojunction diodes (Supporting Fig. S2 .14) 40 and mixed-dimensional vdWH heterojunctions (Supporting Fig. S2.15 ). 26 Furthermore, this self- 
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